Search the World's Largest Database of Information Science & Technology Terms & Definitions
InfInfoScipedia LogoScipedia
A Free Service of IGI Global Publishing House
Below please find a list of definitions for the term that
you selected from multiple scholarly research resources.

What is Unsafe Data Capture

Harnessing the Internet of Everything (IoE) for Accelerated Innovation Opportunities
Unsafe Data Capture is a data capture in a memory cell (a flip-flop (FF), or a latch, for example) that is in the eminence of a delay-fault error. When signal transitions occur in the data input of an FF that were correctly captured, but in the eminence of an error, we consider that it was an unsafe data capture.
Published in Chapter:
Ultra-Low-Power Strategy for Reliable IoE Nanoscale Integrated Circuits
Jorge Semião (University of Algarve, Portugal), Ruben Cabral (University of Algarve, Portugal), Hugo Cavalaria (University of Algarve, Portugal), Marcelino Santos (University of Algarve, Portugal), Isabel C. Teixeira (University of Algarve, Portugal), and J. Paulo Teixeira (University of Algarve, Portugal)
DOI: 10.4018/978-1-5225-7332-6.ch011
Abstract
Ultra-low-power strategies have a huge importance in today's integrated circuits designed for internet of everything (IoE) applications, as all portable devices quest for the never-ending battery life. Dynamic voltage and frequency scaling techniques can be rewarding, and the drastic power savings obtained in subthreshold voltage operation makes this an important technique to be used in battery-operated devices. However, unpredictability in nanoscale chips is high, and working at reduced supply voltages makes circuits more vulnerable to operational-induced delay-faults and transient-faults. The goal is to implement an adaptive voltage scaling (AVS) strategy, which can work at subthreshold voltages to considerably reduce power consumption. The proposed strategy uses aging-aware local and global performance sensors to enhance reliability and fault-tolerance and allows circuits to be dynamically optimized during their lifetime while prevents error occurrence. Spice simulations in 65nm CMOS technology demonstrate the results.
Full Text Chapter Download: US $37.50 Add to Cart
eContent Pro Discount Banner
InfoSci OnDemandECP Editorial ServicesAGOSR