Article Preview
TopThe AES algorithm is flexible in supporting any combination of data and key size of 128, 192, and 256 bits. Many researchers used different approaches have been used for the implementation on the basis of different technical acceptations which may be like AES strength execution, AES for efficiency or effectiveness execution, AES by hardware and software implementation and all that. Since then, many hardware implementations have been proposed in literature (Sklavos & Koufopavlou, 2002; Mangard et al., 2003; Hodjat & Verbauwhede, 2006; Mourad et al., 2007; Mozaffari-Kermani & Reyhani-Masoleh, 2012; Wang & Ha, 2013; Neelima & Brindha, 2018, Jayakumar, 2018). Some of them use Field Programmable Gate Arrays (FPGA) and others use Application‐Specific Integrated Circuits (ASIC). The first significant step in compacting the AES implementation was made when V. Rijmen proposed an AES hardware implementation based on composite fields (Jarvinen et al., 2003). A similar solution was proposed by J. Wolkerstorfer (2003). Rijmen’s idea has already been implemented in FPGA (2002), and in ASICs (Mayer et al., 2002; Wolkerstorfer et al., 2002; Rijmen, n.d.). Unfortunately, most of those implementations are too costly for practical embedded applications.